Introduction
The aggressive scaling of CMOS and memory devices is quickly driving the need for high-k dielectric and the intensive studies on high-k narrow down to HfO 2 based materials among the many candidates [1] . Although the industry has seen the promising results from HfO 2 based high-k such as HfAlO(N) and HfSiO(N) for gate dielectric and HfAlO for capacitor dielectric, high-k gate dielectric introduction is thought to be premature for CMOS devices up to now and application of high-k capacitor dielectric for memory devices is also faced with urgent problems to full in the year of mass-production. In this paper, some key issues of high-k gate and capacitor dielectric in terms of device integration will be described. [3, 4] . Consequently, there is little difference in Vfb (flatband voltage) of HfAlON compared to SiO 2 as shown in Fig.1(a) . However, the Vfb increased by 200~250mV after full logic process ( Fig.1(b) ). The cause of this Vfb shift after device integration is not clear up to now.
Integration Issues of High-k Gate Dielectrics

Gate Depletion
The possibility of phosphorus diffusion from poly-Si gate into the Al 2 O 3 was already reported [3] . The phosphorous diffusion could be dubbed a sort of sucking. In case of HfO 2 , the phosphorous sucking is thought to be more severe than Al 2 O 3 . As a result, the gate depletion of MOS capacitor with HfAlON is larger than with SiO 2 ( Fig.1(b) ). The degree of phosphorous sucking depends on combinations of high-k materials and may generate the reliability problem, especially for nMOSFET. (Fig.3) . Fig. 4 shows Vth roll-ff characteristics with various poly-Si reoxidation process conditions. As reported [5] , excess oxygen severely reduces the capacitance in the high-k (HfAlO). Currently, we can simply prevent this high Vth problem by skipping poly-Si reoxidation. However, from the poly-Si reoxidation results, the special regard should be paid to the fact that the oxidant during the following integration process after gate patterning plays an important role for transistor performance.
Undercut formation during wet cleaning
Threshold Voltage Shift from Poly-Si Reoxidation
Boron Penetration
Fig .5 shows the drop of channel breakdown voltage of pMOSFET due to the boron penetration under a certain physical thickness of HfAlO. The boron penetration was suppressed through the thermal nitridation and relatively good current performance with low leakage currents was obtained (Fig.6 ).
Integration Issues of High-k Capacitor Dielectrics Poor
Step Coverage and Low Throughput of ALD HfO 2 As HfO 2 -Al 2 O 3 laminate film is applied to capacitor application, there are two major drawbacks using solid source (HfCl 4 ) which is being generally used for gate dielectric application. First, HfO 2 using HfCl 4 shows poor step coverage (~42%) on high aspect ratio (40:1) as shown in Fig.7 . Secondly, the saturation time (1.6sec) of the self-limiting reaction for HfCl 4 is longer than that of liquid precursor(0.8sec), TEMAH(Tetrakis-Ethyl-Methyl-AmidoHafnium) as shown in Fig.8 . Fig.9 shows that the leakage current of MIS capacitor using TEMAH is comparable to that of HfCl 4 . Even if TEMAH is expected to be a promising candidate for HfO 2 deposition by ALD, quite a few items to be checked still remain in terms of the precursor-decomposition behavior. In addition, other hafnium liquid precursors should be evaluated using the various oxidizing reactants such as H 2 O, ozone, and radical oxygen.
Insufficient Evaluation for Liquid Precursors
Conclusions
Several integration issues of high-k dielectric (HfO 2 -Al 2 O 3 ) were reviewed. The process technologies for high-k gate and capacitor dielectric can help mutually for the development of reliable precursors and mass-productive equipment. 
